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Abstract
Worst-case execution time (WCET) prediction for mod-
ern CPU’s cannot make local assumptions about the im-
pact of input information on the global worst-case because
of the existence of timing anomalies. Therefore, static anal-
yses on the hardware level must consider a large subset of
the reachable states of the underlying hardware model. As
the number of states grows, WCET prediction can become
infeasible because of the increase in computation time and
memory consumption. This paper presents a solution for
this problem by defining the static analysis of processor
pipelines for WCET computation in terms of operations on
binary decision diagrams (BDD’s).
1. Introduction
Finding the worst-case execution time (WCET) for all
tasks of a software is an important requirement in the design
of hard real-time systems. Because the execution time de-
pends on the underlying processor hardware, WCET com-
putation requires a detailed analysis of the hardware behav-
ior for the analyzed task. For CPU’s using modern tech-
niques for reducing the average execution time, such as
caches, pipelined execution, branch prediction, speculative
execution, and out-of-order execution, the WCET cannot be
obtained by measurements because it is usually not possible
to determine the worst-case inputs manually.
A proven approach for obtaining tight upper bounds of
the WCET has been presented in [8]. It employs sev-
eral semantics-based static program analyses on the assem-
bly level control flow graph (CFG) of the input program.
First, the value analysis computes the address ranges for
instructions accessing memory. In a second step, an inte-
grated cache- and pipeline-analysis predicts the cache be-
havior [7] and the behavior of the program on the proces-
sor pipeline [13]. The result of the pipeline analysis is the
WCET for each basic block from which a subsequent path
analysis [12] computes the global worst-case path.
Pipeline analysis computes sets of pipeline states that
can occur at any point in the program. Imprecisions in its in-
put information, arising from unknown memory accesses or
unknown cache behavior (may be cache hit or miss), cause
situations where the pipeline analysis must consider sev-
eral possible successor states for each incoming pipeline
state. Unfortunately, it has been proven that for CPU’s,
using modern techniques for reducing the average execu-
tion time, it is not possible to decide locally which element
from the input set triggers the global worst-case behavior.
E. g. a cache hit might contribute to the global worst-case.
Such cases have been termed timing anomalies [9]. Be-
cause of the presence of timing anomalies, pipeline analy-
sis must consider all possible successor states. For complex
pipelines with large state spaces, the analysis can become
infeasible because of the increase in memory consumption
and computation time [13]. This problem is known as state
explosion and it is also a well known phenomenon in the
area of model checking. The use of ordered binary deci-
sion diagrams (OBDD’s) [4] for symbolic set operations has
significantly reduced the state explosion problem for model
checking and the size of systems that have been successfully
verified by model checking has increased ever since [5].
The key idea of this paper is to define pipeline analysis
in terms of BDD 1 operations, similar to symbolic model
checking. It can be expected, that this will reduce runtime
and memory consumption of pipeline analyses, making the
analysis of complex pipelines feasible, even for large pro-
grams.
2. Finite state machines
Processor pipelines can be regarded as finite state ma-
chines (FSM’s) and pipeline analysis can be defined as
a computation on sets of states of the FSM for the ana-
lyzed pipeline. The efficiency of the presented approach for
pipeline analysis relies on the BDD-based representation of
FSM’s which is introduced in this section.
1The terms BDD and OBDD are used interchangeably in this text.
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Definition 1 A Finite State Machine (FSM) M is a triple,
(Q, I, T ), where Q is the set of states, I is the set of input
values, and T = (Q× I ×Q) is the transition relation.
Each set of FSM states A ⊆ Q can be associated to its
characteristic function A : Q → {0, 1}; A(x) = 1 ⇔
x ∈ A. In the same way, the transition relation T can
be associated to the function T : Q × I × Q → {0, 1};
T(x, i, y) = 1 ⇔ (x, i, y) ∈ T . It is common practice
to represent FSM state sets and the FSM transition relation
by their characteristic functions encoded as BDD’s. This
representation has the advantage of compactly representing
a large number of commonly encountered functions. Use-
ful operations such as negation, conjunction and existential
quantification can be efficiently performed using BDD’s.
A hardware design consists of a set of interconnected
latches and gates. A design with n latches and m in-
put wires is characterized by an associated FSM with state
space Q = {0, 1}n and input space I = {0, 1}m. The tran-
sition relation is defined by the corresponding logic. For
such models, the variables of BDD’s for encoding the char-
acteristic functions of states sets represent the latches of the
design.
Definition 2 Given a FSM (Q, I, T ) and a set of statesA ⊆
Q. The image of A, Img(A) ⊆ Q, is the set of states that is
reachable from A under T .
Image computation is the core operation of symbolic
model checking algorithms [10]. Section 4 shows that it
can also be used for dataflow analysis of pipeline models.
Image computation can become infeasible for large de-
signs if the transition relation is given as a single BDD [3]
but there are efficient algorithms for image computation that
avoid building the monolithic transition relation by exploit-
ing the fact that the FSM transition relation can be factored
into the transition relations of the involved latches [10].
This technique is known as conjunctive partitioning of the
transition relation.
3. Specifying pipeline models
Hardware description languages like VHDL or Verilog
have been designed for writing concise descriptions of hard-
ware designs in terms of latches and update logic. It has
been shown that such specifications can be compiled into
(timed) finite state machines [6]. The VIS system for model
checking and synthesis of hardware designs supports a sub-
stantial subset of Verilog extended by an expression for
specifying non-deterministic behavior. Specifications in
Verilog are compiled using the vl2mv compiler and the re-
sulting description of the system as a finite automaton can
be used for CTL modelchecking and reachability analy-
sis [11].
reg [0:3] cycles;
reg [0:1] instr;
reg [0:1] delay;
initial cycles = 0;
initial instr = 0;
initial delay = 0;
always @(clk_first) begin
if (cycles == 7)
cycles = 0;
else
cycles = cycles + 1;
end
always @(clk_second) begin
if (delay == 0)
delay = get_delay();
else
delay = delay - 1;
end
always @(clk_third) begin
if (delay == 0)
instr = get_next_instr();
end
Figure 1. Example Verilog code for simple
FSM.
Low-level HDL specifications, including detailed mod-
els of pipeline states and the corresponding logic, are read-
ily available for many CPU’s and can be compiled into fi-
nite automata by vl2mv. The resulting automata are often
too large for most kinds of analyses but the problem can
be overcome by applying suitable abstractions to the origi-
nal description. Automatic abstraction from HDL models is
a field of ongoing research [2]. HDL’s also support behav-
ioral descriptions of hardware which can be used to describe
the (timing) behavior of a design as specified by the man-
ual. Such descriptions are usually more compact and the
resulting automata are smaller.
Figure 1 shows an example of Verilog code for a FSM
with a two bit delay counter. Note that the declaration
reg[k:l] denotes a set of (l − k) + 1 variables of
the FSM state with value 0 or 1. Let us assume that
this FSM is a simplified pipeline model 2. It has an
instruction pointer, instr, for 3 instructions and a de-
lay counter, delay, that is initialized with the delay for
2Although the FSM of figure 1 is not a pipeline model, it is sufficient for
illustrating the principles of the presented approach for pipeline analysis.
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instruction delay
0 1
1 2
2 {0,1}
Table 1. Example program input for analyzing
the model from figure 1.
each instruction. The cycle counter counts execution cy-
cles of basic blocks with at most 7 cycles. Execution of
one cycle is done in three steps, indicated by the signals
clk first, clk second and clk third. Whenever
the delay counter reaches 0 and the signal clk second
is active, a new value for delay is read using the func-
tion get delay(). Similarly, the new value for instr
is obtained from the function get next instr() when
delay is 0 and the signal clk third is active.
When generating a FSM for this description, the in-
put functions are modeled as non-deterministic transitions.
Thus, image computation for a state where delay is 0 will
yield the 3 possible successor states where delay takes the
values 0, 1 or 2.
4. Pipeline analysis
Given a hardware model by an FSM, pipeline analysis
performs a fixed point iteration on the domain P (Q) of
pipeline states. The least fixed point (LFP) is the solution
to the data flow problem containing all FSM states that are
reachable for a given program point and also containing the
WCET state. Note that the FSM state comprises a counter
for execution cycles of basic blocks (the number of execu-
tion cycles per basic block is clearly finite). The WCET for
each basic block B is found by selecting the state with the
highest value for the execution cycle counter from all states
where the last instruction belonging to B has finished.
4.1. Transfer functions
The transfer functions for pipeline analysis compute the
next states for each FSM transition in all current states. In
general, this is an image computation with the restriction
that program analysis is only interested in the set of reach-
able states under the concrete inputs of the program. Image
computation as defined in section 2 determines the set of
reachable states for all possible inputs. Let A0 be the set
of initial states of the FSM (Q, I, T ). Then, the following
fixed point calculation computes the set of reachable FSM
states:
Ak+1 = Ak ∪ Img(Ak)
The problem of encoding concrete inputs of the analyzed
program can be solved by constructing BDD’s for the states
where inputs are read and BDD’s for the concrete inputs
themselves. Remember that the BDD variables for a hard-
ware design are the latches of the design. Let · denote the
conjunction of BDD variables and ¬ is the negation of a
variable. For the example of figure 1, the state where the de-
lay for instruction 1 is read by the function get delay()
can be encoded as follows:
J1 = instr<0> · ¬instr<1> · ¬delay<0>·
¬delay<1> · clk second
This is the state where the instruction pointer is 1, the value
of the delay counter is 0 and the signal clk second is
active. Table 1 specifies that the delay for instruction 1 is 2.
This concrete input can be encoded as follows:
C1 = ¬delay<0> · delay<1>
The BDD’s J1 and C1 can be regarded as the characteristic
functions of the state sets J1 and C1 where the variables
have the values encoded in the BDD’s. For a set Ak of FSM
states, the next states for the concrete input at this program
point are then computed by the following formula:
Ak+1,1 = (Img(Ak ∩ J1)) ∩ C1
For n concrete inputs, the next states for the set of states
where no concrete input information is required is calcu-
lated as follows:
Ak+1,− = Img(Ak\
⋃
0≤l≤n
Jl)
Finally, the fixed point iteration for pipeline analysis under
n concrete input informations from the input program can
be computed as:
Ak+1 = (
⋃
0≤l≤n
Ak+1,l) ∪Ak+1,−
Please note that imprecise input information can also easily
be encoded as a BDD. E. g. the delay information for in-
struction 2 in Table 1 is either 0 or 1. The BDD for this in-
put is simply C2 = ¬delay<1>. The sequence in which
instructions are analyzed is also an input to the model of
figure 1. This input can be determined from the program’s
CFG and encoded in the same way as the delay input.
The success of BDD based algorithms depends on the
size of the involved BDD’s, which is very sensitive to
the ordering of the BDD variables. Finding a minimum
sized BDD for a given logic function is algorithmically in-
tractable. However, there are many heuristics for finding
good variable orderings [10]. A good variable ordering
must only be found once for each pipeline model.
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5. Work in progress
A prototype of the presented approach for pipeline anal-
ysis has been implemented for a simple pipeline similar to
the ARM7 pipeline. This prototype is currently being inte-
grated with the aiT [1] framework for WCET analyses. For
the future, we are planning to model more complex CPU’s
like the Infineon Tricore and the Motorola Power PC family
of processors (MPC5xx and MPC755). The MPC755 is the
most challenging and interesting target because of the huge
state space of the pipeline model. We expect to achieve a
significant reduction of computation time and memory con-
sumption compared to the existing implementation.
6. Conclusion
We have shown that the application of well-known
techniques for handling large state sets from the area of
model checking to the program semantics-based analysis of
pipeline models, can help to handle the increasing complex-
ity of modern processor hardware for WCET computation.
For large state sets, BDD based algorithms are more space
efficient and faster than implementations using an explicit
representation of pipeline states.
Furthermore, we have established a connection between
pipeline analysis implementation and pipeline specifica-
tions written in Verilog or VHDL. Generating the pipeline
analysis from the same specification used for hardware syn-
thesis is faster and less error-prone than the difficult way
of manual implementation. Finally, the important task of
verification of the analysis is also simplified for analyses
generated from HDL specifications.
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